In this paper, novel MEMS capacitors with flexible moving electrodes and high linearity and tunability are presented. The moving plate is divided into small and rigid segments connected to one another by connecting beams at their end nodes. Under each node there is a rigid step which selectively limits the vertical displacement of the node. A lumped model is developed to analytically solve the governing equations of coupled structural-electrostatic physics with mechanical contact. Using the analytical solver, an optimization program finds the best set of step heights that provides the highest linearity. Analytical and finite element analyses of two capacitors with three-segmented-and six-segmented-plate confirm that the segmentation technique considerably improves the linearity while the tunability remains as high as that of a conventional parallel-plate capacitor. Moreover, since the new designs require customized fabrication processes, to demonstrate the applicability of the proposed technique for standard processes, a modified capacitor with flexible steps designed for PolyMUMPs is introduced. Dimensional optimization of the modified design results in a combination of high linearity and tunability. Constraining the displacement of the moving plate can be extended to more complex geometries to obtain smooth and highly linear responses.
Introduction
Capacitive elements are one of the key components widely used in MEMS-based devices such as tunable filters, resonators, actuators and sensors. Electrostatically actuated parallel-plate capacitors with applications in RF systems are the most common MEMS tunable capacitors because of their quick responses, high Q-factors and small sizes [1] [2] [3] . However, they suffer from low tunability up to 50% and have sensitive C-V responses near the pull-in. Different designs have been proposed in the literature which can provide higher tunabilities, ranging from 100% to over 1500% [4] [5] [6] , but for the most of these devices, a large portion of tunability lies in very small voltage interval near the pull-in. Such capacitors behave like capacitive switches at this region, jumping from small capacitances to much larger values when the actuation voltage slightly changes.
To overcome the high sensitivity of C-V curves, one solution is to design capacitors with linear responses. Such devices can also eliminate a separate processor needed to relate inputs and outputs of nonlinear capacitors. Seok et al [7] reported a linear capacitor with 50% tunability. Dai et al [8] introduced a finger-type linear capacitor with highly linear C-V response, but the tunability is limited to 10%. Using linear actuators, Tsai et al [9] proposed an isolated tunable capacitor with highly linear response and high tunability up to 118%. All these designs use comb-drive configurations. Shavezipur et al [10] introduced a parallel-plate tunable capacitor in which the nonlinear structural stiffness produces tunability up to 150%, where 50% of the C-V curve is linear. Exploiting displacement-voltage relation of an ideally linear capacitor, Shavezipur et al [11] also proposed an optimized three-plate capacitor which can provide over 150% highly linear tunability where the maximum tunability exceeds 350%.
In this paper, novel polysilicon-based capacitors with segmented moving electrode are developed. In the first design, the capacitor is equipped with rigid steps under the moving plate which limit the displacements and changes the shape of the C-V curve. To study the behavior of such a capacitor an analytical (lumped) model is developed. Using this model, it is demonstrated that the step heights can be optimized to provide a higher linearity. An ANSYS simulation is then performed to verify the applicability of the segmentation technique. The optimized design obtained by the lumped model is used as the initial guess for FEM optimization. The ANSYS results display high linearity in C-V response. Fabrication of steps with different heights and high accuracy requires a customized process, for example, multilayer deposition [12] or gray-scale photolithography techniques [13] [14] [15] . For standard processes such as PolyMUMPs, where the fabrication of a layer with variable thickness is not possible, a modified capacitor with flexible steps is introduced. Dimensional optimization of the modified design leads to a combination of high tunability and linearity verified by numerical simulations. New designs presented in this paper reveal that the segmentation technique and design optimization can be advantageously used to develop capacitors with a combination of high tunability and highly linear and low sensitive responses.
Linearity factor
Before presenting the new designs, a quantitative parameter called the linearity factor, is introduced as the coefficient of linear correlation between the capacitance and voltage [16] :
where C i is obtained at corresponding applied voltage V i and n is the number of voltage samples. Also, −1 < LF < 1 and as a curve approaches a line, the linearity factor approaches 1. The defined LF does not depend on the number of samples and changes only if there is a change in the shape of the curve. For example, for a conventional parallel-plate tunable capacitor, the linearity factor is 0.865 and if the pull-in voltage changes, LF remains constant.
Segmented-plate capacitors
A segmented-plate capacitor is shown in figure 1(a) . In a general case, the moving plate is divided into n−1 rigid segments with n nodes, as displayed in figure 1(b) . The plate is suspended by supporting beams at each side, shown as k 1 and k n , respectively. The beams undergo nonlinear deformations with coupled axial and bending displacements [17] . For simplicity, the beams are modeled as nonlinear springs with uncoupled tensile and bending stiffness coefficients as follows [10] :
where L, w and t are the length, width and thickness of the supporting beams, respectively. Each segment is connected to the neighboring segments by m identical connecting beams modeled as torsional springs with constant stiffness coefficient, kt, obtained from where ν is Poisson's ratio, and l t and w t are the length and width of the beam, respectively. To obtain the governing equations for this capacitor, the ith segment with end nodes i and i + 1, is considered ( figure 1(c) ). The segment nodal positions are d i and d i+1 , the torsional springs at the two ends are kt i and kt i+1 where kt 1 = kt n = 0. Compressive springs k i represent the rigid steps under the nodes (steps are not shown in figure 1(b) ). To model the ith step in the numerical simulation, the corresponding stiffness coefficient, k i , is set to zero before contact between the node and the step and a very large number (in this case, 10 000 µN µm −1 ) afterwards.
The equations of static equilibrium for the segmented model are derived using the energy method, where the potential energy stored in springs is expressed in terms of nodal displacements as follows:
and the work done by resultant electrostatic forces, F i , is obtained from Here d 0 is the initial distance between two electrodes and x i is the distance of resultant electrostatic force, F i , from the ith node. F i and x i are nonlinear functions of nodal displacements and are obtained from [10] 
Using the principle of stationary potential energy,
the equations of static equilibrium are then written as follows:
Equation (9) can be rearranged in matrix form as
where [K] is the stiffness matrix, {k} is the vector of nodal springs and {F} represents the vector of external (electrostatic) forces. Now let us consider a capacitor with a three-segmented moving electrode and two rigid steps, as shown in figure 2. The equation of static equilibrium in matrix from is then written as ⎡ 
where 1 and k 4 represent the nonlinear stiffness of the supporting beams and as explained before, steps stiffness coefficients, k 2 and k 3 , are set to zero and 10 000 µN µm −1 before and after contact, respectively. Equation (11) is numerically solved for d i at any given voltage and the corresponding capacitance is obtained from
where [18] 
If the heights of steps change, then the C-V curve also changes resulting in different LF and tunability. A design optimization can be used to find the best set of step heights which provide the highest linearity. For the three-segmentedplate capacitor, the optimization problem is defined as
where the step heights, h 1 and h 2 , are the optimization variables. The condition h 1 = h 2 forces the optimization to converge to different values for h 1 and h 2 ensuring a higher linearity. The result of optimization for a siliconbased capacitor with elastic modulus E = 165 GPa is shown in figure 3 . The electrode size is A = 200 × 400 µm 2 , the initial gap is d 0 = 3 µm and the thickness of the moving electrode is 2 µm. Structural stiffness, k 1 , k n and kt, should be optimized for each set of plate size and initial gap to provide a high linearity, meaning that if these parameters are randomly selected, a high linearity may not be achieved. One can also add the stiffness coefficients to the optimization variables of (14), but this increases the number of iterations and several initial guesses may be required. In the present study, the stiffness coefficients are separately optimized to avoid the complexity in the main optimization problem. The length and width of the supporting beams are 100 µm and 5 µm, respectively, and a set of two connecting beams with l t = 30 µm and w t = 10 µm are used between each two segments. Due to the high level of nonlinearity of the equations, different initial guesses for h i in the optimization problem may result in different final values. In figure 3 , the initial and optimized values for step heights are h 0 = [2.4, 2.1] µm and h = [2.46, 1.65] µm, respectively. The maximum tunabilities before and after optimization are 50% and 60%, respectively. The linearity factor, LF, has increased from 0.965 before optimization to 0.992 after optimization.
In order to investigate the effect of the number of segments on improvement of linearity or tunability of a C-V curve, a symmetric six-segmented-plate capacitor with three independent step heights, h 1 , h 2 and h 3 , is then modeled (see figure 4(a) ). To maintain the high tunability of the final response, one may add another set of constraints, h 1 > h 2 and h 2 > h 3 , to specify the order of step heights. For a sixsegmented-plate capacitor with a plate size of A = 200 × 400 µm 2 , the initial air gap d 0 = 3 µm and the plate thickness t = 2 µm, the results of design optimization are shown in figure 4(b) . The supporting beams and connecting beams dimensions are L = 100 µm, w = 5 µm, l t = 40 µm and w t = 15 µm and there are two connecting beams between each two segments.
The linearity factor for the optimized design is found to be 0.994 and the upper and lower bounds which completely enclose the curve exhibit ±3% deviation from the linear interpolation presented in figure 4(b) . In this design, the tunability is also slightly improved to 53%. As shown in these examples, by using segmentation technique and dimensional optimization, a highly linear C-V curve can be achieved while the tunability remains as high as that of a conventional parallelplate capacitor.
Finite element simulation
The applicability of the segmentation technique and the results of the analytical model are verified by performing a finite element analysis (FEA)
To obtain the capacitance at each voltage, ANSYS R multiphysics macro, ESSOLV, is used. ESSOLV is a structuralelectrostatic solver which iteratively solves the equations of electrostatic and structural fields to converge to the static equilibrium. SOILD186 and SOLID122 elements are used to model structural and electrostatic fields, respectively. The nonlinear geometry mode is activated which enables the model to include the coupled axial-bending deformations.
The optimum step heights h = [1.75, 2.47, 2.66, 2.47, 1.75] µm are obtained after three iterations and the results of simulations are presented in figure 5 . The resulting linearity factor for the optimized dimensions is LF = 0.994 with maximum tunability of 58% (see figure 5(c) ).
It should be mentioned that there are differences between ANSYS R simulation results and those of the analytical (lumped) model, as illustrated in figure 6 . For example, the capacitance values extracted from the FEM model are slightly higher than those of analytical calculations. This discrepancy may be associated, in part, with the fringing effect included in ANSYS R simulation. The difference between initial capacitance of two models is 0.0294 pF or 12.5%. The authors have already examined the fringing effect for a conventional parallel-plate capacitor using similar ANSYS R simulations. This can be done by changing the size of air box that models the electrostatic field and surrounds the capacitor. The results display 2% to 9% increase in initial capacitance (for different sizes of air box) comparing to the analytical value obtained from C = ε 0 A/d. Considering the fact that each segment has four open edges producing extra (small) fringing capacitance which is not included in the lumped model, and adding parasitic capacitances of connecting beams (i.e., torsional springs), 12.5% difference between the ANSYS and analytical models is consistent with authors' findings for conventional parallel-plate capacitors. Adding the fringing capacitance to the analytical results to approximate the fringing effects reveals that the lumped model produces a reasonably small error (this can be done by shifting the analytical values by 0.0294 pF).
Furthermore, in the ANSYS model the flexibility of the segments (see figure 5(a) ) slightly increases the total capacitance, whereas the segments in the lumped model are assumed to be rigid. Even though these error sources may affect the precision of the analytical formulation, it is very time efficient and fairly accurate for preliminary optimization stage. As presented in this section, the output of analytical optimization can be chosen as the input for FEM design and this in turn drastically decreases the computation time. The analytical simulation is over a thousand times faster than FEA. For example, the time required to obtain the C-V response presented in figure 4 (b) is only few seconds for more than 1000 voltage samples, while using the same computer processor, ANSYS simulations necessitated several hours to obtain the C-V response of figure 5(c) with only 31 voltage samples.
Fabrication of steps with variable heights

Fabrication process
The main challenge in the development of segmented-plate capacitors is the fabrication of steps with different heights. One of the possible processes is the multilayer deposition technique, used by Gallant and Wood [12] to fabricate a twogap tunable capacitor, where electrodes with different heights were fabricated for actuation and sensing. However, the heights of steps may not be highly accurate since the deposition inaccuracies of different layers could be added up and may result in large deviations in intended step heights.
The second feasible process is the gray-scale photolithography [13] [14] [15] . The method is well established for the fabrication of micro-lenses and 3D structures with high accuracies. Using this technique, fabrication of a dielectric layer with variable heights is possible by only onestep deposition and lithography [19] . Figure 7(a) illustrates the concept used to pattern a layer with variable thickness by a gray-scale masking technique. As shown in this figure, the light beams passing through the gray mask have different intensities leading to variable hardness distribution in the photoresist layer. Therefore, during reactive ion etching (RIE), the rate of etching for harder regions is slower than those less exposed to the light. At the end of RIE, an insulator layer with variable thickness is obtained. Figures 7(b) and (c) represent fabricated samples with two different scenarios: ramp patterning and step patterning. One should notice that the linearity of the C-V response in a segmented-plate capacitor depends on the step heights and hence, the process should be calibrated to achieve high accuracy [20] which may require several trials.
The effect of fabrication uncertainties on capacitor performance
Conventional parallel-plate capacitors are highly sensitive to the deviation of the initial air gap and the thickness of supporting beams from the nominal values and, as a result, small changes in these parameters result in large variations in C-V curves [21] . In a segmentedplate capacitor the linearity of the C-V response and the maximum tunability depends on the heights of steps and therefore, it is important to study the effect of fabrication uncertainties on the capacitor performance. If the graytone mask is properly designed and calibrated, then the main sources of deviations are over/underexposure during the photolithography, over/underetching or inaccuracies in thickness of different layers. In all these cases, the fabrication uncertainties have similar impact on all step heights, meaning that all steps are either longer or shorter than their nominal values and thus, the design parameters are correlated.
To examine the effect of fabrication tolerances on the C-V responses of segmented-plate capacitors, the six-segmentedplate capacitor of section 3 is studied. For simplicity of the analysis and in order to concentrate on the steps, it is assumed that the initial air gap and beams are accurate and take their nominal values. Two possible models, Model I and Model II, are proposed to include the fabrication inaccuracies. In Model I, it is assumed that the deviations of step heights are proportional to the nominal values. This model is suitable to investigate the effect of inaccuracies in photolithography and RIE on the C-V response. The results of numerical simulations for cases of ±5% and ±10% deviations in step heights are presented in figure 8(a) . As displayed in this figure, smaller step heights improve the maximum tunability, but reduce the linearity of the curve. In model II, a constant value is added to all steps. This happens if the thicknesses of photoresist or dielectric layers deviate from their nominal values. The same capacitor with two different levels of inaccuracies is simulated and the results are presented in figure 8(b) . The dimensional deviations for step heights are considered to be ±0.15 µm and ±0.30 µm. As shown in this figure, similar behavior is observed for the second model. The tunability for capacitors with different levels of inaccuracy (for both models) varies from 37% for largest set of steps to 74% for the shortest ones. The linearity factor also varies between 0.989 and 0.994 exhibiting small change for different cases. As demonstrated by these numerical examples, the linearity of segmented-plate capacitors exhibit low sensitivity to the deviation of step heights from their nominal values.
Modified two-segmented-plate capacitors
The idea of segmentation of the moving electrode can improve the linearity of its C-V response and requires a customized process. To be able to exploit this concept in a standard process such as PolyMUMPs [22] (where there is a limit of three structural layers and two sacrificial layers with fixed thicknesses), a modified design with a simpler geometry is introduced. In this design, the moving plate has only two segments. A lateral beam under the middle node represents a flexible step and is modeled as a spring (see figure 9 ). When the middle node touches the beam, both node and beam move downward with a slower rate providing smoother C-V response and higher tunability.
The equation of static equilibrium is derived from (9) as follows:
where k 2 = 0 for d 2 h and h is constant. All three springs have nonlinear stiffness coefficients represented by uncoupled model (2) . For a capacitor with plate dimensions A = 400 × 400 µm 2 , initial gap d 0 = 2.75 µm, step height h = 2 µm, and the supporting beams length and width of 150 µm and 5 µm, respectively, the C-V response is shown in figure 10 . The maximum tunability, in this case, is 99%, where the low sensitive linear-like region (solid line) has a linearity factor of 0.970 and 47% tunability.
Changing the segments' lengths or the springs' stiffnesses will change the C-V responses and by optimizing these parameters, a higher linearity in the low sensitive part of the curve can be obtained. The optimization variables, in this case, are the ratio of the segments length, a = l 2 /l 1 , the ratio of the supporting beam length, r = L 3 /L 1 , and the stiffness coefficient of the middle spring, k 2 , and k 0 is an upper limit for stiffness of the middle beam. max LF(a, r, k 2 ) Subject to a 1 r 1 k 2 = k 0 .
(16)
The optimization result is presented in figure 11 . The total tunability of the capacitor has been improved to 108%. The linear region of the C-V curve exhibits a reasonably high linearity of LF = 0.990 with 57% tunability, which is comparable to the results of the three-segmented-plate capacitor.
Different designs introduced in this paper show that the segmentation technique can be used to develop capacitors with low sensitive and highly linear responses. It is also possible to change the objective function of the optimization problem to achieve higher tunability. Moreover, this concept can also be extended to more complex cases with continuously variable dielectric layer or different plate geometries. Further investigations are presently underway by the authors on the behavior of capacitors with flexible electrodes and optimized dielectric profiles to achieve smoother C-V curves with higher linearity and tunability.
Concluding remarks
A novel segmented-plate capacitor equipped with rigid steps that constrain the nodal displacements was introduced. The optimization of step heights can change the shape of the C-V curve and provides high linearity while the tunability is maintained in the range of a conventional parallel-plate capacitor. The results of the analytical and FEM simulations verify the applicability of the proposed segmentation technique in development of linearly tunable capacitors. If the fabrication process is limited, the use of flexible steps and dimensional optimization can then generate a combination of high linearity and tunability. It is also possible to optimize the shape of electrodes and structural stiffness to enhance the capacitor's response. The concept presented in this paper can also be further extended to capacitors with flexible moving electrodes and dielectric layer with variable thickness to achieve higher tunability and linearity with smoother curves.
